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This study characterizes the charge storage characteristics of metal/HfO2/Au nanocrystals (NCs)/SiO2/Si and
significantly improves memory performance and retention time by annealing the HfO2 blocking layer in O2 ambient
at 400°C. Experimental evidence shows that the underlying mechanism can be effectively applied to reduce oxygen
vacancy and suppress unwanted electron trap-assisted tunneling. A memory window of 1 V at an applied sweeping
voltage of ±2 V is also shown. The low program/erase voltage (±2 V) and the promising retention performances
indicate the potential application of NCs in low-voltage, non-volatile memory devices.
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Nanocrystal (NC) floating gate memory devices have re-
cently attracted much attention as a strong candidate for
non-volatile memories given their scalability, fast write/
erase speeds, low operating voltages, and long retention
times [1-4]. Numerous attempts have been made to de-
velop non-volatile memory devices using metal NCs, such
as Ni [5], Au [6], Ir [7], and Pt [8], because metal NCs
have a higher density of states around the Fermi level, a
wider range of available work functions, and smaller en-
ergy perturbation compared with their semiconductor
counterparts [9]. Further improvement in memory per-
formance can be achieved through the integration of metal
NCs with high-κ dielectric materials, such as HfO2 [10]
and Al2O3 [11]. The use of high-κ dielectric materials as
blocking layers decreases the electric field at the top di-
electric and program/erase (P/E) voltages, which also sup-
ports the demand for small effective oxide thickness [12].
Au NCs with high work functions (5.1 eV) enable the
creation of a deep potential well to trap charge carriers,
such as HfO2, with high dielectric constants (20 to 25)
and relatively high barrier heights (−5.7 eV). The structure* Correspondence: k_huang@xmu.edu.cn; hkLai@xmu.edu.cn
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in any medium, provided the original work is pof metal/HfO2/Au NCs/SiO2/Si shows a strong potential
for application in non-volatile memory devices [13,14].
Metal/HfO2/Au NCs/SiO2/Si is fabricated in this study.
The capacitance-voltage (C-V) characteristics show that
the main storage consists of holes. However, electron trap-
ping is seldom achieved because of the HfO2 blocking
layer. X-ray photoelectron spectroscopy (XPS) confirms
that the oxygen deficiency within the HfO2 layer is caused
by the presence of Hf-Hf bonding. The energy band dia-
gram shows that electrons trapped in the NCs tend to leak
into the gate electrode through trap-assisted tunneling,
which is supported by the oxygen vacancy-related levels
during programming. However, Hf-Hf bonding disappears
after HfO2 is annealed at 400°C for 10 min in O2 ambient.
The structure of metal/HfO2 (as-annealed)/Au NCs/SiO2/
Si shows that both electrons and holes are stored. Given
their memory window of 1 V at an applied sweeping volt-
age of ±2 V, low P/E voltage (±2 V), and promising reten-
tion performances, low-voltage NC memories have a strong
potential for application in non-volatile memory devices.
Methods
A metal/HfO2/Au NCs/SiO2/Si (A1) structure was fabri-
cated. P-type Si with a doping level of 8.33 × 1017 cm−3 was
used as a substrate. A 3-nm-thick thermal SiO2 oxide was
fabricated using a rapid thermal annealing (RTA) deviceOpen Access article distributed under the terms of the Creative Commons
g/licenses/by/2.0), which permits unrestricted use, distribution, and reproduction
roperly cited.
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approximately 1 nm was sputtered using SCD005 (Balzers
Union, Balzers, Liechtenstein) with a sputtering time of
2 s. The sample was then annealed in N2 ambient using
the RTA device. Annealing was performed at 600°C for
10 s to form Au NCs. A 30-nm HfO2 film deposited by
the electron beam (E-beam) evaporation system with a
base pressure of 3.6 × 10−6 Torr served as the blocking
layer. After depositing the TaN/Al metal gate electrode
with thicknesses of 50/300 nm and the Cr/Au bottom
electrode with thicknesses of 20/200 nm through mag-
netron sputtering, the capacitive structure of the NC
memory device was finally completed. Metal/HfO2/
SiO2/Si (A2), metal/SiO2/Au NCs/SiO2/Si (A3), and metal/
HfO2 (PDA)/Au NCs/SiO2/Si (A4) were fabricated using
the same process, with the exception of a 20-nm SiO2
film deposition using the E-beam for sample A3 and the
annealing of HfO2 after deposition at 400°C for 10 min
in the O2 ambient for sample A4. XPS with a 1,486.6-eV
Al Kα source was used to obtain composition informa-
tion about the as-deposited and annealed HfO2 film.
The electrical characteristics of the NC memory devices
were measured in the parallel mode using a Keithley
4200 semiconductor characterization system (Cleveland,
OH, USA) and a Keithley 590 C-V analyzer at room
temperature.
Results and discussion
Figure 1 shows the cross-sectional high-resolution trans-
mission electron microscopy (HRTEM) micrograph of the
A1 device. The Au NCs formed on the 3-nm thermal SiO2
are covered with a 30-nm HfO2 layer. The NC density is
approximately 8 × 1011 cm−2, wherein the size is mainly
distributed from 6 to 8 nm. The charging properties are
described from the C-V measurements at 1 MHz with a
step of 0.1 V/s for A1 (Figure 2a). Double C-V sweeps
are performed with voltage sweeps from inversion to ac-
cumulation, i.e., from positive to negative bias and backFigure 1 Cross-sectional HRTEM micrograph of sample A1.to inversion to give prominence to the charge trapping
in the Au NCs. Electron and hole trapping in the NCs
are enabled by the positive and negative biases, respect-
ively. The positive flat band voltage shifts (ΔV) correspond
to an increase in electron trapping, whereas the negative
ΔV corresponds to the increase in hole trapping given the
increasing sweep voltage range. Figure 2a shows that the
negative ΔV is about 1.05 V, whereas the positive ΔV is
close to 0, which indicates that no additional electrons
can be trapped with the increase in the sweep range.
The inset plot in Figure 2a shows the C-V curves of
sample A2. Sample A2 showed no apparent hysteresis
loop both at the ±2 and ±4 V bias sweep, indicating that
a charging effect only occurs with Au NCs. The elec-
tron’s energy barrier of 3.2 eV between Si and SiO2 is
known to be much less than that of the hole (4.7 eV).
Electron tunneling is expected to be easier than hole
tunneling. However, the C-V characteristic shown here
indicates that electron trapping is more difficult than
hole trapping. One possible reason is because the elec-
trons trapped in the Au NCs leak back to the substrate
and result in lessened electron trapping, which is similar
to previous reports [15]. In previous reports, a band
offset exists at the valence band between Ge and Si.
Holes can be trapped in Ge1 − xSix/Si heteronanocrystals,
whereas electrons tunnel back to the substrate directly
through the ultrathin tunnel oxide. However, these reports
are inconsistent with our experiments because no add-
itional barrier layer for holes exists in our experiments;
thus, lessened electron trapping cannot be attributed to
electron loss in thin tunnel oxide.
Another possible mechanism leading to electron injec-
tion from the inverted substrate into the Au NCs during
programming is the positive gate bias. Electrons are
emitted from the NCs, which cross the HfO2 blocking
layer to the gate electrode [16]. Sample A3 is fabricated
with SiO2 as the blocking layer to investigate the effect
of HfO2 and the possible mechanism. The control oxide
Figure 3 XPS spectra and energy band diagram. (a) Hf 4f core-level
XPS spectra of as-deposited HfO2 film and (b) energy band diagram of
sample A1 during programming.
Figure 2 C-V hysteresis of sample A1 (a) and sample A3 (b).
The inset plot in (a) shows the C-V curves of sample A2.
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to lessen the electric field differences between samples
A1 and A3 during the sweep process, the sweeps are
performed from −8 to 0 V and −10 to 2 V. Figure 2b
shows the C-V hysteresis curves for A3 with sweep ranges
of −8 to 0 V and −10 to 2 V. The positive ΔV is approxi-
mately 1 V and is greater than the negative ΔV (0.38 V)
with the increase in sweep range. A high positive ΔV value
indicates that both electrons and holes can be stored in
NCs. Electron trapping is also easier than hole trapping,
which is consistent with previously reported theories
and results [17,18]. Therefore, the asymmetric C-V hys-
teresis curve of A1 is reasonably caused by the HfO2
blocking layer. The HfO2 films prepared using different
growth methods have different microstructures and prop-
erties [19]. XPS measurements are performed using our
E-beam device to investigate the composition information
of the as-deposited HfO2 film. About 2 nm of the sample
top layer was removed using Ar ion bombardment to
remove surface contaminants. Figure 3a shows the two
peaks at 17.1 and 18.6 eV, which correspond to the Hf 4fand Hf 4f peaks from HfO2. Small but noticeable shoul-
ders at the lower binding energy side of the main peak
were also observed, which can be attributed to Hf-Hf
bonding and indicate the existence of oxygen vacancy
within the HfO2 film [20]. Oxygen vacancy reportedly
results in oxygen vacancy-related levels within the bandgap
[21]. Takeuchi et al. used spectroscopic ellipsometry to
demonstrate the existence of shallow oxygen vacancy-
related defects 1.2 eV below the HfO2 conduction band
[22]. Given the existence of an oxygen vacancy-related
level below the conduction band and the rise of electron
potential because of electron trapping in the NCs [23],
electrons trapped in Au NCs could possibly leak into
the gate electrode through the trap-assisted tunneling
method during the programming operation (Figure 3b).
This method is similar to the multi-phonon-assisted
tunneling model described in previous reports [24]. The
trap-assisted tunneling effect may be responsible for the
minimal electron storage.
Figure 5 Energy band diagram of sample A1 during programming.
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ent to verify this assumption. XPS analysis was performed
on the O2-annealed HfO2 film after 2 nm of the HfO2 top
layer was removed by Ar ion bombardment to remove
the surface contaminants. Figure 4a shows that no
evidence of Hf-Hf bonding was observed, with the ex-
ception of the characteristic peak attributed to Hf-O
bonds. This lack of evidence suggests that the annealing
process can effectively reduce the oxygen vacancy of HfO2
films. Sample A4 was fabricated using the O2-annealed
HfO2 as blocking layer. Figure 4b shows the C-V charac-
teristics of A4. The positive ΔV is almost similar to the
negative ΔV with the increase in the sweep voltage
range, thereby indicating that both electrons and holes
can be easily stored in the Au NCs. The ease of elec-
tron and hole storage is caused by the reduced oxygen
vacancy levels and the suppressed unwanted electron
trap-assisted tunneling performed during programming,
which leads to electron storage (Figure 5). Electron stor-
age can be confirmed further through a comparison ofFigure 4 XPS spectra and C-V hysteresis. (a) Hf 4f core-level XPS
spectra of as-annealed HfO2 film and (b) C-V hysteresis of sample A4.A1 and A4’s gate current characteristics. Figure 6a shows
that sample A4, with an O2-annealed HfO2, shows lower
leakage current density at all regimes of the gate voltage
compared with sample A1, with an as-deposited HfO2.
The lower leakage current indicates that the reduced
oxygen vacancy-related levels suppress electron injection
from both the substrate and gate given that the positive
gate voltage corresponds to substrate injection and the
negative gate voltage corresponds to gate injection.
Figure 6b,c shows the retention properties of A1 and
A4. The initial memory windows are 0.92 and 1.02 V for
A1 and A4, respectively. The windows are followed using
a suitable reading condition. The decayed charges for
sample A4 with O2-annealed HfO2 were only 35% with-
in a 104-s span, which is much better than that of A1
(approximately 71% loss). The difference between the
observed retention behavior of A1 and A4 could be ex-
plained by the energy band diagram, which is based on
the existence of oxygen vacancy-related levels. Figure 7a
shows that the electrons trapped in the Au NCs leak into
the gate electrode through the HfO2 layer via electron
tunneling to the oxygen vacancy-related level, as pro-
posed in [24]; therefore, discharging easily occurs. How-
ever, the reduced oxygen-related levels in sample A4
HfO2 layer suppress the unwanted trap-assisted tunneling
(Figure 7b); thus, electron loss rate is reduced.
A 1-V memory window was observed for A4 at the ±2-V
sweep (Figure 8), which shows the potential to prepare a
low-voltage NC memory. The P/E operation was also
performed by applying ±2-V pulses to the gate electrode.
Figure 8 shows that a 1-V memory window can be
obtained at P/E times of 10/10 ms, which shows a suf-
ficient memory window even at a ±2-V applied pulse
voltage. Given the improvements in the retention per-
formances (Figure 6c), sample A4 shows promise for
application in low-voltage NC memory.
Figure 8 P/E characteristics of sample A4 with as-annealed
HfO2 for P/E voltage levels of +2/−2 V.
Figure 7 Energy band diagram of samples (a) A1 and (b) A4
during retention.
Figure 6 Leakage currents and charge retention property.
(a) Comparison of the gate stack leakage currents of samples A1 and A4,
and charge retention property of samples (b) A1 and (c) A4.
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Electrons trapped in Au NCs tend to tunnel into the
gate electrode through the oxygen vacancy-related levels
of the HfO2 blocking layer and tend to degrade memory
performance because of the existence of oxygen vacancy.Annealing the HfO2 blocking layer at 400°C in O2 ambient
decreases oxygen vacancy and suppresses unwanted elec-
tron trap-assisted tunneling. Given their memory window
of 1 V at an applied sweeping voltage of ±2 V, low P/E
voltage of ±2 V, and improved retention performances,
Tang et al. Nanoscale Research Letters 2013, 8:368 Page 6 of 6
http://www.nanoscalereslett.com/content/8/1/368low-voltage NC memories show promise for application
in non-volatile memory devices.
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